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[571 ABSTRAm 
A basic single-chip building block for a RS decoder 
system is partitioned into a plurality of sections the first 
of which consists of a plurality of syndrome subcells 
each of which contains identical standard-basis finite- 
field multipliers that are programmable between IO-bit 
and 8-bit operation. A desired number of basic building 
blocks may be assembled to provide a RS decoder of 
any syndrome subcell size that is programmable be- 
tween 10-bit and 8-bit operation. 
5 Claims, 6 Drawing Sheets 
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1 2 
ent chip types used. As an example, the (255,223) error- 
V U 1  ARCHITECRJRE FOR A REED-SOLOMON correcting only RS decoder developed by the Univer- 
DECODER sity of Idaho consists of four different types of VLSI 
chips, as just noted above. Assuming it takes 8 work- 
ORIGIN OF THE INVENTION 5 months to design and test a VLSI chip, which is a rea- 
The invention described herein was made in the per- sonable aSSUmpti0n for a VLSI chip Of this Complexity, 
formance of work under a NASA contract, and is sub- four different chips require 32 work-months to develop. 
ject to the provisions of Public Law 96-517 (35 usc Furthermore, assuming it costs $80,000 to fabricate a 
202) in which the Contractor has elected not to retain VLSI chip ofthis complexity, the total VLSI chip fabri- 
title. 10 cation cost of the above RS chips is $320,000. By utiliz- 
ing the concept of the present invention, it takes only 8 
TECHNICAL FIELD work-months to design and test and $80,000 fabrication 
This invention relates to a very large scale integration cost to develop VLSI chips for the single chip to be 
(VLSI) architecture for implementing Reed-Solomon replicated for an RS decoder system. Based on the 
decoders by replicating a single VLSI chip. Further- l5 above analysis, a single-chip type RS decoder system is 
more, this Reed-Solomon decoder capable of correct- expected to have a five fold cost savings compared to 
ing both errors and erasures is programmable for opera- RS decoder systems using conventional partition 
tion at different symbol sizes between 8-bit and 10-bit. schemes. 
As noted hereinbefore, the (255, 223) 8-bit RS code 
2o has been recommended by the CCSDS as part of the 
BACKGROUNDART 
A (255,223) 8-bit Reed-Solomon (Rs) code in COncat- standard coding scheme in the DSN telecommunication 
enation with a (7, 4) Viterbi-decoded convolutional system. Software simulations also show the system per- 
code has been recommended by the CCSDS formance improvement obtained by concatenating a 
tive Committee for Space Data System) as a standard (1023, 959) 10-bit RS decoder with a (15, 1/6) Viterbi 
coding system for down link DSN Space Net- 25 decoded convolutional code. Therefore, there is a need 
Ommended DSN transmission system. This current and future uses. As a consequence, it is desirable 
switched between 8-bit and 10-bit codes. The key in dB over the (7, 4) Viterbi-decoded only system. 
work) system. FIG. 1 shows a CCSDS ret- for developing both &bit and 10-bit RS decoders for 
nated coding system provides a coding gain Of about to realize an RS decoder which is capable of being 
Software simulations show that a (1023, 959) code, 30 developing such an 8-bit and 10-bit switchable RS de- 
coder is the development of an 8-bit and 10-bit switch- when concatenated with a (15, 116) Viterbi-decoded convolutional code, provides another 2 dB coding gain able finite field multiplier which is the most frequently over the standard system recommended by CCSDS. 
This additional coding gain may be needed for future used functional building block in an RS decoder. 
deep space missions to save cost since coding is among 35 STATEMENT OF THE INVENTION 
the most cost efficient way to improve system perfor- 
mance. A VLSI-based (15, 1/6) Viterbi decoder is cur- An object of this invention is to provide a standard- 
being developed at the J~~ propulsion Labora- basis finite-field multiplier for a RS decoder system 
tory to support the ~ ~ l i ~ ~ ~  project and is expected to which is switchable between a first and a second symbol 
operate by 1991. Therefore, a (1023,959) RS decoder is size. A further object is to provide an architecture for 
needed to provide the of the 2 dB coding implementing a time-domain RS decoder that can cor- 
gain. rect both errors, and erasures with a symbol size larger 
Recently, several VLSI architectures for implement- than the first symbol size by replication of a single VLSI 
ing RS decoders have been proposed. However, the Chip Using a programmable S-bitAO-bit standard-basis 
complexity of a RS decoder increases with the symbol 45 finite-field multiplier for syndrome computation. 
size of the code. It is very unlikely that a RS decoder In accordance with the present invention, a standard- 
which can correct both errors and erasures will be im- basis finite-field multiplier is provided for a Reed-Solo- 
plemented on a single chip in today’s technology if the mon decoder that Can correct both errors and erasures 
symbol size of the code is larger than 8 bits. with a symbol size of n+ 1 bits, where n+ 1 is larger 
The existing VLSI RS decoders use a natural scheme 50 than 8. The multiplier is comprised of n cells, each cell 
to partition the decoder system. In this natural partition- consisting of: three l-bit registers fi, Ci and ai, where 
ing scheme, as many functional blocks in a RS decoder i=091J . n+l ;  two AND gates Gi and G2; and two 
system are grouped together as possible and realized on exclusive OR gates XI and x2, except the first cell 
the same VLSI chip. For instance, the VLSI chip set which has only one exclusive OR gate XI. The 1-bit 
developed by the University of Idaho has four different 55 register a; receives a multiplicand bit represented in the 
types of VLSI chips. (G. K. Maki, et al., “VLSI Reed- basis of {a”. .. a3, a2, a], 1). It is multiplied by an input 
Solomon Decoder Design,” Proceedings of the Military multiplier B in serial form bn . . . b~bz,bl,bo, through 
Communications Conference (Milcom), Monterey, AND gate G I  and fed to the next cell i + 1 through the 
Calif., pp. 46.5.1-46.5.6, Oct. 5-9, 1986.) The first chip exclusive OR gate XI of cell i and the exclusive OR gate 
computes the syndromes. The second chip is the Euclid 60 xz of cell i+ 1, except the last cell which feeds back 
miltiply/divide unit. The third chip performs as a poly- through its exclusive OR gate XI directly to all cells 
nomial solver. The final chip is the error correctim through their AND gates Gz for multiplication with an 
chip. This kind of partitioning scheme is straightfor- irreducible primitive polynomial f(X) of the field. The 
ward. However, it is expected that several different output of AND gate G2 of each cell except the first cell 
types of VLSI chips are required to implement a RS 65 where i=O, is combined with the output of the exclu- 
decoder of symbol size larger than 8 bits. sive OR gate XI of the preceding cell in the second 
The costs to design, fabricate and test VLSI-based exclusive OR gate X2 to provide a multiplication bit 
systems increase drastically with the number of differ- output stored in the register ci. The output of the AND 
3 
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gate G2 of the first cell where i=O is stored directly in 
the register m. The output of each register cjof a cell is 
connected to one of two inputs of the first exclusive OR 
gate X1 of each cell. The other input to the exclusive 
OR gate X1 is from the gate G1 of the cell. The outputs 5 
of the ci registers provide a parallel output product cn . 
. .,C2,Cl,Co. 
This standard-basis finite-field multiplier may be 
made programmable between (n+ 1)-bit and m t  1-bit 
symbol sizes, where m is an integer less than n, such as 10 
m=7 and n=9, by providing a first electronic feedback 
switch connected between the output of the exclusive 
OR gate Xi of the m-th cell to the input of the AND 
gate G1 of each of the cells mL. . 2,1,0 under control of 
a binary program signal ET which commands an IS 
(m + 1)-bit finite-field multiplier. A second electronic 
feedback switch similarly connected between the out- 
put of the exclusive OR gate Xi of the n-th cell and an 
input of the AND gate G1 of each of the cells m, . . . 
2,1,0. The second switch is held cut off by the binary 20 
program signal ET. When that program signal is 
switched to its alternate binary level, the first feedback 
switch is turned off and the second feedback switch is 
turned on. In that manner, the standard-basis finite-field 
multiplier may, be programmably switched between 25 
(m + 1)-bit and n + 1-bit symbolisize operation. 
A basic single-chip building block for a RS decoder 
system is partitioned into a plurality of sections the first 
of which consists of a plurality of syndrome subcells 
each of which contains identical standard-basis finite- 30 
field multipliers that are programmable between m-bit 
and n-bit operation. A desired number of basic building 
blocks may be assembled to provide a RS decoder of 
any syndrome subcell size that is programmable be- 
BRIEF DESCRIPTION O F  T H E  DRAWINGS 
FIG. 1 illustrates a block diagram for a prior-art stan- 
dard DSN telemetry coding system recommended by 
CCSDS. 40 
FIG. 2 illustrates a block diagram for a prior-art time 
domain RS decoder for errors and erasures. 
FIG. 3 illustrates a logic diagram of a prior-art stand- 
ard-basis finite-field multiplier. 
FIG. 4 illustrates a logic diagram of a 10-bit standard- 45 
basis finite field multiplier in accordance with the pres- 
ent invention. 
FIG. 5 illustrates a logic diagram of the finite field 
multiplier of FIG. 4 with two added field-effect transis- 
tors which may be controlled for programmable 50 
switching between an 8-bit and a 10-bit symbol size 
multiplier in an RS decoder. 
FIG. 6 is a block diagram of VLSI chip architecture 
in the singlechip type RS decoder system utilizing the 
switchable B-bitA0-bit finite field multiplier of FIG. 5. 55 
FIG. 7 is a block diagram of an 8-bWl0-bit RS de- 
coder. 
FIG. 8 is a system block diagram of an 8-bitA0-bit 
RS decoder of the present invention disclosed with 
reference to FIGS. 4, 5, 6 and 7. 
DETAILED DESCRIPTION O F  THE 
INVENTION 
tween m-bit and n-bit operation. 35 
60 
A Reed Solomon ( R S )  code is a subset of the Bose- 
Chaudhuri-Hocquenghem (BCH) code. Therefore, a 65 
decoding technique for BCH codes can also be used to 
decode a RS code. Many schemes have been developed 
for decoding RS codes. However, among these 
4 
schemes, the so-called “time domain” and “transform 
domain” decoding approaches are most frequently 
used. (For a comparison of the time domain decoder 
with the transform domain decoder see I .  S. Hsu, T. K. 
Truong, I.  S. Reed, L. J. Deutsch and E. H. Satonus, 
“A Comparison of VLSI Architecture for Time and 
Transform Domain Decoding of Reed-Solomon 
Codes,” TDA Progress Report 42-92, V O ~ .  OC- 
tober-December 1987, Jet Propulsion Laboratory, Pas- 
adena, Ca., pp. 63-81, Feb. 15, 1988.) 
A pipeline transform domain RS decoder is suitable 
for small symbol sizes, such as &bit or less, while the 
time domain technique is suitable for realizing a RS 
decoder for the large codes, such as 10-bit or more. 
Mainly because of the need for the capability of switch- 
ing from 8-bit to 10-bit decoding, the time domain ap- 
proach is chosen for the present invention. A time do- 
main decoding algorithm is comprised of the following 
steps: 
(1) Compute syndromes and calculate the erasure 
(2) Compute the Forney syndromes. 
(3) Determine the errata locator polynomial and the 
errata evaluator polynomial by applying the Eu- 
clidean algorithm. 
(4) Compute the errata locations by “Chien Search” 
and compute the errata values. 
( 5 )  Perform the errata corrections. 
locator polynomial. 
FIG. 2, taken from the comparison paper by Hsu, et al., 
cited above, shows a block diagram of a time domain 
RS decoder to illustrate how this algorithm just out- 
lined may be implemented in two parts I and 11. 
The first step of syndrome computation is carried out 
in block 10 and calculation of the erasure locator poly- 
nomial is carried out in blocks 11 through 14. Next the 
errata locator polynomial and the errata evaluator poly- 
nomial is determined in blocks 15 and 16 by applying 
the Euclidean algorithm. The errata locations are fi- 
nally computed by the “Chien Search” in block 17 and 
the errata values are computed in a multiplier 18 and 
combined through an OR gate 19. The received mes- 
sage delayed in block 20 is then processed through an 
exclusive-OR gate 21 to provide a decoded output. 
PROGRAMMABLE FINITE FIELD 
MULTIPLIER 
The key element in an 8-bit and 10-bit switchable RS 
decoder is an 8-bitA0-bit programmable finite field 
multiplier in the syndrome computation block 10. This 
is due to the fact that finite field multipliers are the basic 
building blocks in implementing a RS decoder. A com- 
parison of VLSI architectures of finite field multipliers 
using dual, normal or standard basis is discussed in I. S. 
Hsu, et al., “A Comparison of VLSI Architectures of 
Finite Field Multipliers Using, Dual, Normal or Stan- 
dard Basis,’’ IEEE Trans. on Computers, Vol. 37, 1988. 
Since any finite field element can be transformed into a 
standard basis representation irrespective of its original 
basis, the present invention focuses on the programma- 
ble design of a standard basis finite field multiplier. 
FIG. 3 illustrates a logic diagram of a finite field 
multiplier described by P. A. Scott, et a]., “A Fast Mul- 
tiplier for GS(2m),” IEEE Journal on Selected Areas in 
Communications, Vol. SAC-4, No. 1, January 1986. 
Based on this architecture, a mathematical theory is first 
developed for this finite field multiplier architecture as 
follows. 
5,130,990 
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Assuming the two inputs of this multiplier are A = ai 
and B=a;, respectively, where a is the primitive ele- 
ment of GF(29, then both A and B can be represented 
as: 
m-1 , (1) A =  I apf,and 
i=O 
m - I  
B = ,I b p i  
r = O  
The product of A and B, i.e., C=ak, can also be repre- 
sented as: 
m-1 
r = O  
C =  ,I cpi,md (3) 
By the use of Homer’s rule, the product C can be writ- 
ten as: 
m-1 
C = A B = A  I b F k  
k=O 
=(. . . ((Ab,-la + Ab,-z)u + Ab,,,-s)a + . . .Abl )a  
+ A b  
(4b) 
FIG. 4 shows a logic diagram of a (m+ 1)-bit finite 
field multiplier consisting of n + 1 identical cells 0-n 
with each cell containing three 1-bit registers f;, ci and 
a;, where i=O, 1,2.. .7, two AND gates G1 and G2and 
two exclusive OR (XOR) gates X1 and X2, except the 
first cell which has only one XOR gate Xi. 
There are three inputs to this multiplier. Inputs A and 
B represent the multiplicand and multiplier, respec- 
tively. They are represented in the basis of { a n ,  a n - ’  . 
. . ai. . . a], 1). Another input f(X) is the irreducible 
primitive polynomial of the field. For a 10-bit finite field 
multiplier, let n=9, and 
AX)=X’O+f9x9 +fa@ +hX’+f&+f& +f@+- 
f 3 x 3 + r z X 2 + f l ~ ’  +f&. (9) 
where fie GF(2). In real world applications, both A and 
f(X) can be loaded into a register a and a register f, 
respectively, in either parallel or serial form. The serial 
form is chosen in FIG. 4 for the purpose of illustration. 
However, the multiplier B must come in serially, bit by 
bit, with bg first and bo in last. Initially, the C-register is 
reset to zero. At the first clock time, C(0)as described by 
Equation ( 5 )  is obtained. At the second clock time, ( 3 1 )  
as described by Equation (6) is obtained, etc. After 10 
clock cycles, the final product C as described by Equa- 
tion (8) is obtained in the C-register. It can then be 
shifted out either in parallel or serial form, depending 
on the application. For purposes of illustration parallel 
read out of the final product is shown. 
A programmable 8-bitA0-bit finte field multiplier is 
obtained by modifying the architecture depicted in 
FIG. 4 when (n+ 1)= 10 an electronic feedback switch, 
gate FET-1, at the input of the ninth cell from the out- 
put or exclusive-OR gate XI in the eight ceIl, and a 
feedback gate FET-2 in the output of the tenth cell, 
where the order of the ten cells is indicated by the 
subscripts 0 through 9 for the flip-flops aj, fiand cjof the 
registers shown in FIG. 5 for the multiplicand A, the 
6 
irreducible primary polynomial of the field f(X), and the 
product C, respectively. Thus, FIG. 5 shows a pro- 
grammable 8-bitA0-bit finite field multiplier. When a 
signal ET which commands 8-bit finite-field multiplica- 
5 tion is low, the switch FET-1 is on and the FET switch 
FET-2 is off. Therefore, the feedback will be conducted 
at the output of the eighth cell. Of course, all of the 
three inputs to the finite field multiplier must be refor- 
matted as to their representation, i.e., the highest two 
10 bits Cas, as), {bg, bs), and (f9, fs) are all set equal to 
zero when the signal ET commands 8-bit finite-field 
multiplication. When the signal ET is high, the feed- 
back is from the last (tenth) cell and the highest two bits 
of the multiplicand A, multiplier B, and the polynomial 
l5 f(X) are not set equal to zero. Setting bs and bg to zero 
for an 8-bit multiplication may be accomplished by an 
- input gate FET-3 which received a timed control signal 
ET(s9)during the 8th and 9th bit time of the serial multi- 
plier B when the control signal ET is low to open the 
2o input line for the multiplier B during the 8th and 9th bit 
times of a multiplication cycle, or it can be controlled at 
the source of the multiplier B. 
VLSI ARCHITECTURE OF A SINGLE-CHIP 
25 TYPE RS DECODER CHIP 
The development of this new architecture is based on 
the VLSI architecture of a RS decoder described in “A 
Comparison of VLSI Architectures for Time and 
3o Transform Domain Decoding of Reed-Solomon 
Codes,” by I. S. Hsu, et al., cited above. Because of the 
regularity of a time-domain RS decoder structure, the 
functional units in a RS decoder can be partitioned in an 
efficient manner. FIG. 6 shows the organization of a 
35 VLSI chip which s a basic building block of the single- 
chip type RS decoder system. As shown, a VLSI chip 
is partitioned into six functional sections 31-36. The fust 
section 31 of the chip consists of eight identical syn- 
drome subcells. The programmability between 8-bit and 
10-bit of an RS decoder is realized by making both the 
shift registers and the finite field multipliers in all the 
subcells programmable between 8-bit and 10-bit opera- 
tion as discussed with reference to FIG. 5. In other 
words, each of the eight syndrome computation sub- 
45 cells is programmable by the signal ET for operation as 
either an 8-bit or IO-bit multiplier. The subcells of the 
remaining sections 32 through 36 are readily pro- 
grammed for 8-bit or 10-bit operation by simply switch- 
ing off the two most significant bit positions with the 
The second section 32 in FIG. 6 has eight polynomial 
expansion subcells. The third section 33 consists of eight 
power expansion subcells. The fourth section 34 is com- 
posed of eight polynomial evaluation subcells which 
55 can also be used to do the “Chien Search” operation. 
The fifth section 35 has eight modified euclidean sub- 
cells. Finally, the sixth section 36 of the VLSI chip 
contains all miscellaneous cells such as counters, shift 
registers, finite-field multipliers, and so forth. These 
60 miscellaneous cells are used as “glue” logic in a VLSI 
RS decoder system. 
As shown in FIG. 7, if four of these VLSI chips 
shown in FIG. 6 are arrayed in tandem for operation as 
an 8-bit RS decoder, a (255, 223) time domain RS de- 
65 coder is formed since there are enough subcells to im- 
plement all the functional units. In other words, there 
are 32 syndrome subcells, 32 power expansion subcells, 
32 polynomial expansion subcells, 32 modified Euclid- 
50 signal ET low. 
5,130,990 
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ean subcells and 32 polynomial evaluation and Chien 
search subcells. Since all the subcells are programmable 
between &bit and IO-bit, the core of a IO-bit (1023,959) 
RS decoder is formed by arraying in tandem eight cop- 
ies of the VLSI chip shown in FIG. 6. All that is neces- 
sary is control of the level of the signal ET. 
It is estimated the total number of pins required for a 
VLSI chip shown in FIG. 6 is less than 132 and the total 
number of transistors per chip is less than 60K. These 
requirements are well within the capability of today’s 
VLSI technology. 
The number of subcells in a VLSI chip could be 
reduced to half to decrease the silicon real estate and, 
therefore, to increase chip yield by providing only 4 
subcells in each functional section implemented on a 
VLSI chip. The number of transistors is then reduced 
from 60K, but the number of chips is doubled. On the 
other hand, if good fabrication technology is available, 
the number of functional subcells in a chip could be 
doubled such that the chip count in an RS decoder 
system is reduced by half. Therefore, this RS decoder 
architecture provides the maximum flexibility in both 
the chip and system designs. 
CONFIGURATION O F  A SINGLE-CHIP TYPE 
RS DECODER SYSTEM 
The system configuration of the single-chip type RS 
decoder is shown in FIG. 8. The system is partitioned 
into 5 units 41 through 45. There is a host computer 41, 
which may be a personal computer, to issue commands 
to the whole system. An input module 42 which consists 
mostly of memory chips is used to store the received 
messages. Operations such as formating, basis conver- 
sion if both standard or dual basis are used, zero-fill . . . 
, etc. will be performed in this unit. Similarly, an output 
module 43 is used to store the decoded symbols and 
performing operations such as basis reconversion, refor- 
mating, zero-stripping. 
A control memory unit 44 is used to store all the 
control signals for controlling the VLSI chips. Due to 
the large number of control signals needed to control 
VLSI chips, it is not effective to include the control 
signal generation in the VLSI chips but rather in a 
separate dedicated chip. Moreover, partitioning of the 
VLSI chips will become very difiicult if the control 
signal generators are included. It is expected that the 
control memory unit 44 will consist of EPROM’s which 
store control signals of the VLSI chips. Further modifi- 
cations or expansions of control signals for the VLSI 
chip will be relatively easy by this scheme. Finally, the 
fifth part 45 of the RS decoder system is the RS decoder 
VLSI chip set disclosed with reference to FIGS. 5, 6 
and 7. This is the core of an RS decoder system which 
is switchable between 8-bit and IO-bit symbol sizes im- 
plemented with a single chip replicated many times and 
arrayed in tandem. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and variations. 
We claim: 
1. A standard-basis finite-field multiplier for a Reed- 
Solomon decoder that can correct both errors and eras- 
ures with a symbol size of n+ 1 bits comprised of n+ 1 
cells, each cell consisting of three I-bit registers fi, ciand 
a;, where i=0,1,2. . . n, two AND gates G1 and G2, and 
two exclusive OR gates Xi and X2, except the first cell 
which has only one exclusive OR gate XI, said I-bit 
register aibeing connected to receive a multiplicand bit 
represented in a basis of {an . . . a3, a2, ai, 1) that is 
5 multiplied by an input multiplier B in serial form be. . . 
b3, b2, bl, bo, through said AND gate G1 and fed to the 
next cell i+ 1 through said exclusive OR gate Xi of cell 
i and said exclusive OR gate X2 of cell i +  1, except the 
last cell n which feeds back through said exclusive OR 
10 gate XI directly to all cells through said AND gates G2 
for multiplication with an irreducible primitive polyno- 
mial f(X) of the field in said 1 =bit register f;, wherein 
the output of AND gate G2 of each cell except the first 
cell, where i=O, is combined with the output of the 
15 exclusive OR gate X1 of the preceding cell in the second 
exclusive OR gate X2 to provide a multiplication bit 
output stored in the register c; and the output of the 
AND gate G2 of the first cell, where i=O, is stored 
directly in the register coand the output of each register 
20 cjof a cell is connected to one of two inputs of the first 
exclusive OR gate X1 of each cell, the other input to the 
exclusive OR gate XI being from the gate G I  of the cell, 
whereby the outputs of the cjregisters provide a parallel 
output product C n .  . . , C2,Ci,Q. 
2. A standard-basis finite-field multiplier as defined in 
claim 1 programmable between (n+ I)-bit and (m+ 1)- 
bit symbol sizes, where m is an integer less than n, by a 
first electronic feedback switch connected between the 
output of the exclusive OR gate Xi of the last cell of 
30 cascaded cells m, . . .2,1,0 to an input of said AND gate 
GI of each of the cells m, . . . 2,1,0 under control of a 
binary program signal ET which commands an (m + 1)- 
bit finite-field multiplier, and a second electronic feed- 
back switch similarly connected between the output of 
35 the exclusive OR gate X1 of the last cell of cascaded 
cells n, . . . m, . . . nl,n2,noand an input of said AND gate 
G1 of each of said cells m, . . . 2,1,0, said second switch 
being held cut off by the binary program signal ET, 
whereby upon switching said program signal to its al- 
40 ternate binary level, said first feedback switch is turned 
off and second feedback switch is turned on, thereby 
enabling said standard-basis finite-field multiplier to be 
programmably switched between (m+ 1)-bit and 
(n+ 1)-bit operation. 
3. A standard-basis finite-field multiplier as defined in 
claim 2 wherein m = 7 and n =9. 
4. A basic single-chip building block for a RS decoder 
system partitioned into a plurality of sections the first of 
which consists of a plurality of syndrome subcells each 
50 of which contains identical standard-basis fmite-field 
multipliers that are programmable between (m + I)-bit 
and (n+l)-bit symbol size operation, where m is an 
integer less than n, comprised of n + l  cells, each cell 
consisting of three 1-bit registers fig Ci and a;, where 
55 i=O, 1, 2. . .n, two AND gates G1 and G2, and two 
exclusive OR gates XI and X2, except the first cell 
which has only one exclusive OR gate XI, said 1-bit 
register aibeing connected to receive a multiplicand bit 
represented in a basis of (an . . . a3, a2,al,l) that is 
60 multiplied by an input multiplier B in serial form bn . . 
b3,bz,bl,bo, through said AND gate G I  and fed to the 
next cell i +  lthrough said exclusive OR gate XI of cell 
i and said exclusive OR gate X2 of cell i +  1, except the 
last cell n which feeds back through said exclusive OR 
65 gate X1 directly to all cells through said AND gates G2 
for multiplication with an irreducible primitive polyno- 
mial f(X) of the field in said I-bit register fi, wherein the 
output of AND gate G2of each cell except the first cell, 
25 
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where i=O, is combined with the output of the exclu- multiplier, and a second electronic feedback switch 
sive OR gate XI of the preceding cell in the second similarly connected between the output of the exclusive 
exclusive OR gate Xz to provide a multiplication bit OR gate X1 of the last cell of cascaded cells n, . . . m, . 
output stored in the register Ci and the output of the . . nl,nz,noand an input of said AND gate G1 of each of 
AND gate Gz of the first cell, where i=O, is stored 5 said cells m, . . . 2,1,0, said second switch being held cut 
directly in the register coand the output of each register off by the binary program signal E, whereby upon 
ciof a cell is connected to one of two inputs of the first switching said program signal to its alternate binary 
exclusive OR gate Xi of each cell, the other input to the level, said first feedback switch is turned off and second 
exclusive OR gate Xi being from the gate G I  of the cell, feedback switch is turned on, thereby enabling said 
whereby the outputs of the ciregisters provide a parallel 10 standard-basis finite-field multiplier to be programma- 
output product Cn . . . , C2,CI,Q, wherein said syn- bly switched between (m+ 1)-bit and (n+ 1)-bit opera- 
drome subcells are each programmable between (n+ 1)- tion, whereby a desired number of identical basic build- 
bit and (m+ 1)-bit symbol size by a first electronic feed- ing blocks may be assembled to provide a RS decoder 
back switch connected between the output of the exclu- of any syndrome subcell size that is programmable be- 
sive OR gate X1 of the last cell of cascaded cells m, . . 15 tween (m + l)-bit and (n+ l)-bit operation. 
. 2,1,0 to an input of said AND gate G1 of each of the 5. A standard basis finite-field multipiier as defined in 
cells mL. . 2,1,0 under control of a binary program claim 4 wherein m=7 and n=9. 
signal ET which commands an (m+l)-bit finite-field * * * * *  
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